Posts

Showing posts from April, 2021

DESIGN, DEVELOP, AND INTEGRATION OF DMA CONTROLLER FOR OPEN-POWER BASED PROCESSOR SOC

Image
MODULE Design of the DMA controller and integration of that with the open-power-based processor SoC. ROLE The direct Memory Access (DMA) technique provides direct access to the peripherals and memory while the processor is temporarily disabled or busy with executing some other commands in parallel. DMA gets control of the buses to transfer the data directly to the I/O devices. DMA completes the data transfer to all peripherals without the interference of the processor.   The DMA controller supports 8 channels with 32 – bit data transfer and it has an interface towards user logic for data read and write. The channel assignment is done based on priority.   This project proposes to design, develop and integrate DMA controller for Open-Power processor A2O core-based fabless SoC through AXI4 interface. The methodology used for designing is: Design State Machines, Develop Verilog HDL code, Simulate using ModelSim Questa® and Synthesis using Vivado design suite-Xilinx®. GENERAL B...